

* CPU (Central Processing Unit) :-

→ brain of Computer

- CPU cycle - Time CPU takes to perform $\mu\text{-opr}^n$

$$\text{CPU cycle Time} = \frac{1}{\text{Clock Rate}}$$

$$\begin{aligned} \text{CR} &= 1.6 \text{ GHz} \\ &= 1.6 \times 10^9 \mu\text{-opr} / \text{sec} \end{aligned}$$

⇒ CPI (Cycle per Instruction) -

Execution time -

- for 1 Instrⁿ = $\text{CPI}_{\text{avg}} \times \text{cycle Time}$

$$\text{ET} = \frac{\text{CPI}_{\text{avg}}}{\text{Clock Rate}}$$

- for n Instrⁿ = $n * \text{CPI}_{\text{avg}} * \text{cycle Time}$

$$\text{ET} = \frac{n \times \text{CPI}_{\text{avg}}}{\text{Clock Rate}}$$

• Calculation of CPI_{avg} -

$$\text{CPI}_{\text{avg}} = \frac{\text{Total No. of cycles}}{\text{Total No. of Instr}^n}$$

$$= \frac{\sum n_i \times \text{CPI}_i}{\sum n_i}$$


⇒ MIPS (Million Instruction per sec.)

↳ used to give CPU performance

$$\text{MIPS} = \frac{\text{No. of Instr}^n}{\text{Total time} \times 10^6}$$

$$\text{MIPS} = \frac{\text{Clock Rate}}{\text{CPI}_{\text{avg}} \times 10^6}$$

* ALU (Arithmetic Logic Unit) :-



* Control Unit:-


- Generates Control signals and sends to Various Components of Computer
- Name of Control signal → Control variable
- Control word - Collection of signals generated by CU.

1) Hard-wired Control unit :-

→ Control Logic is implemented with Gates, flip-flops and other digital Electronics circuit.

⊕ → Can be optimized to produce a faster mode of operation.

⊖ → Re-arranging the wires among various Components is difficult.



Instr Time	I_1	I_2	I_3	I_4	I_5
T_1	C_0, C_6, C_9	:	:	:	:
T_2	C_1, C_6, C_9, C_{12}	:	:	:	:
T_3	...	:	:	:	:
T_4	:	:	:	:	:

→ Based on the table Boolean formula (eqn) is created.

Q

	T_1	T_2	T_3	T_4	T_5
I_1	S_1, S_2, S_5	S_2, S_4, S_6	S_1, S_1	S_{10}	S_3, S_8
I_2	S_1, S_2, S_5	S_8, S_9, S_{10}	S_5, S_6, S_7	S_6	S_{10}
I_3	S_1, S_2, S_5	S_7, S_8, S_{10}	S_2, S_6, S_9	S_{10}	S_1, S_3
I_4	S_1, S_3, S_5	S_2, S_6, S_7	S_5, S_{10}	S_6, S_9	S_{10}

10 Control Signals - ($S_1 - S_{10}$)

find boolean exp for S_5 and S_{10}

Ans -

$$S_5 = I_1 T_1 + I_2 T_1 + I_3 T_1 + I_4 T_1 + I_2 T_3 + I_4 T_3$$

$$S_5 = T_1(I_1 + I_2 + I_3 + I_4) + T_3(I_2 + I_4)$$

$$S_5 = T_1 + T_3(I_2 + I_4)$$

$$S_{10} = I_2 T_2 + I_3 T_2 + I_4 T_3 + I_3 T_4 + I_2 T_5 + I_4 T_5$$


$$= (I_2 + I_3) T_2 + I_4 T_3 + I_3 T_4 + (I_2 + I_4) T_5$$

2) Micro-programmed Control unit:-



→ Control Logic is implemented with micro-programs.

⊕ → updating the Control Logic is Easy


⊖ → slower than hardwired control unit



Control word sequencing:-
on an address in control memory




Standard micro-Instruction format-



Q. Consider a CPU


- 1) 120 Control signal bits
- 2) micro-programmed CU micro-Instrⁿ-



- 3) 16 input mux
- 4) 16 distinct Instrⁿ supported by CPU
64 μ -operation per Instrⁿ.


Sol total No of micro Instrⁿ = 16×64
= 2^{10}

Address bit-10




Control memory size = (194×1024)
= 194 K bits


μ -Programmed CU design-



μ -Instruction format



Control signal



• Horizontal μ -programming :-

→ Control signal Express in Decoded format.

$$1 \text{ bit} \Rightarrow 1 \text{ CS}$$

→ It Support Longer Control Word.

$$200 \text{ CS} \Rightarrow 200 \text{ bit}$$

→ No Needed of External decoder

→ flexible Compared to Hardwired.

→ Fast than vertical

→ Supports high degree Parallelism.

• Vertical - μ -programming :- ^(None/one)

→ Control signal represented in Encoded format.

$$n \text{ bit} \Rightarrow 2^n \text{ CS}$$

→ It supports Shorter Control Word.

$$200 \text{ CS} \Rightarrow 8 \text{ bit}$$

→ Need of External decoder to generate CS.

→ more flexible

→ slow than Horizontal

→ supports Low degree Parallelism

Default - Vertical μ programming (CISC)

* RISC :-

→ (Reduced Instruction set Computer)

→ Less Number of Instructions

→ Fixed Length Instruction

→ Simple Instructions

→ Limited Addressing modes

→ Easy to Implement using hardwired Control unit.

→ one cycle per Instruction

→ Register to Register Arithmetic operation only

→ more Number of Registers

* CISC :-

→ Complex Instruction set Computer

→ more Number of Instructions

→ Variable Length Instructions

→ Complex Instructions

→ more & Complex Addressing modes

→ Difficult to Implement using hardwired Control unit.

→ multiple cycles per Instrⁿ.

→ Register to memory or memory to Register Arithmetic operations possible

→ Less Number of Registers

RISC is preferable for pipeline CPU.

*

* Micro-operations :-

- We have small-small operation in fetch cycle & execute cycle these small operation is called 'micro-operations'.
- These are Elementary oprⁿ in the Hardware.
- micro-operation consume 1 cycle to complete the execution.
- Control signals are required to execute the micro operation.

Machine Instrⁿ : $\text{MOV } R_0, R_1$

RTL (Register Transfer Lang): $R_0 \leftarrow R_1$

Micro-operation:

$T_1 : R_1 \text{ out } R_0 \text{ in}$

1) Fetch cycle:-

$T_1 : PC \rightarrow MAR \quad PC_{\text{out}} \quad MAR_{\text{in}}$

$T_2 : MBR \leftarrow M[MAR] \quad MAR_{\text{out}} \quad MBR_{\text{in}} \quad SB$

$PC \leftarrow PC + 1 \quad PC_{\text{out}} \quad PC_{\text{in}} \quad JLB$

$T_3 : IR \leftarrow MBR \quad MBR_{\text{out}} \quad IR_{\text{in}}$

This is called μ -programme.

→ Rules for μ -operation Grouping:-

- Proper sequence must be followed
- Conflicts must be avoided
- must not read and write same register at same time.

* Interrupts:-

→ unusual events that disrupts the normal execution of the program.

→ When CPU receive Interrupt-

- 1) It completes execution of current instruction
- 2) Saves the ~~states~~ status (PC, PSW etc) of current process onto the stack.
- 3) Branches to service the interrupt.
- 4) Resumes the previous process by taking out the values from stack.

* ISR (Interrupt Service Routine):-

A routine or function, execution of which services the interrupt

* Vector Address:-

Address or Reference of ISR

* IVT (Interrupt Vector Table):-

- This is a part of memory, where the ISR are present.
- Each ISR must end with IRET (Interrupt Return Statement)

* Hardware Interrupt:- (Raised by H/w)

→ External Interrupt (Asynchronous)

- Comes from I/O devices or Timing devices
- from circuit, Power supply etc.
- Exa- I/O Interrupt
Power failure
Hardware Error
Timeout

→ Internal Interrupt (synchronous)

- Arises from Illegal or Errorneous use of instruction or data.
- Also known as Traps.
- Exa- Illegal opcode
Register overflow
Page fault

* Software Interrupt:- (Raised by S/w)

→ These are special call instruction that behave like an interrupt rather than subroutine calls.

Eg. Supervisor call Instrⁿ (SVC)

* Maskable Interrupt:-

→ The H/w Interrupt which can be delayed ~~in~~ When much high priority interrupt has occurred at the same time.

* Non-maskable Interrupt:-

→ The H/w Interrupt which can not be delayed.

* Vectored Interrupt:-

→ Device sends interrupt and vector.

* Non-vectored Interrupt:-

- Device sends only interrupt
- CPU executes a default service routine.
- CPU obtain location of actual ISR.


* Time Required in Interrupt I/O:-

$$= \text{Interrupt overhead time} + \text{service time}$$


* Simultaneous Interrupt:-

If 2 devices generate the interrupt simultaneously, then highest priority device interrupt services first

* Priority Based Interrupt Handling:-




* Daisy chaining:-



VAD - Vector Address

INTR - Interrupt Request

• 8085 Interrupt structure:-



(S/w Interrupt) → RST 0

RST 1

RST 2

RST 3

(All vectored)

RST 4

RST 5


RST 6

RST 7


* Flynn's classification of Computer:-

- 1) SISD (Single Instruction ~~Single~~ Single Data Stream)
 - ↳ pipeline
- 2) SIMD (Single Instruction multiple Data Stream)
 - ↳ pipeline
- 3) MISD (Multiple Instruction single Data stream)
 - ↳ Theoretical
- 4) MIMD (multiple Instruction multiple Data stream)
 - ↳ multiple pipeline

SISD -




SIMD -



- DS - Data stream
- PV - Processing unit

MIMD -



* Pipelining :-

- This is useful, when same processing is applied over multiple inputs.
- Technique to decompose a sequential process into sub-operations, sub-operations are performed in segments
- Task: one opⁿ performed in all segments.
- All segments performed respective sub-operations parallelly.

Exa- $A_i * B_i + C_i$, for $i = 1, 2, 3, 4$

Sub-operations:

$$R_1 \leftarrow A_i, R_2 \leftarrow B_i$$

$$R_3 \leftarrow R_1 * R_2, R_4 \leftarrow C_i$$

$$R_5 \leftarrow R_3 + R_4$$

clock pulse	segment1 R_1	R_2	seg-2 R_3	R_4	seg-3 R_5
C_1	A_1	B_1	$A_1 * B_1$	C_1	
C_2	A_2	B_2	$A_1 * B_1$	C_1	
C_3	A_3	B_3	$A_2 * B_2$	C_2	$A_1 * B_1 + C_1$
C_4	A_4	B_4	$A_3 * B_3$	C_3	$A_2 * B_2 + C_2$
C_5			$A_4 * B_4$	C_4	$A_3 * B_3 + C_3$
C_6					$A_4 * B_4 + C_4$

Non-Pipeline is a sequential process

	Non pipeline	Pipeline
$n = 5$	15 cycles	7 cycles
$n = 6$	18 cycles	8 cycles

* Pipeline cycle time:-

Min time in which all segments can perform their respective sub-operations.

$$\text{Total Execution time} = (\text{No. of cycles}) \times \text{cycle time}$$

- Consider K segment pipeline with clock cycle time t_p to perform n tasks

$$\rightarrow \text{Time required to perform 1st task} = K * t_p$$

$$\rightarrow \text{Time required to perform remaining tasks} = (n-1) * t_p$$

$$\text{Total time} = (K+n-1) * t_p$$

- Consider a non-pipeline t_n is time to perform one task-

$$\rightarrow \text{Time Required to perform } n \text{ tasks} = n * t_n$$

Performance of pipeline is given by Speed up (S)

$$S = \frac{\text{Non-Pipeline time}}{\text{pipeline time}} = \frac{ET_{NP}}{ET_P}$$

$$S = \frac{n * t_n}{(n+K-1) * t_p}$$

When $n \gg K$

$$S = \frac{n * t_n}{n * t_p}$$

$$S = \frac{t_n}{t_p} = S_{\max}$$

$\Rightarrow$ When time required to perform 1 task is equal to in Pipeline or Non-Pipeline both -

$$t_n = K * t_p$$

$$S = K$$


* Synchronous Pipeline:-

* Types of Pipelining:-

1) Linear Pipeline :- A Linear Pipeline consists of a sequence of processing stages where each stage performs a specific task.

2) Non-Linear Pipeline:-

- $\rightarrow$ It may have multiple paths
- $\rightarrow$ It consists Reservation table.



3) Synchronous Pipeline:-

- $\rightarrow$ All stages operate under a common clock signal and data is transferred at regular clock intervals. (It consists Buffers to store data)

4) Asynchronous Pipeline:-

- $\rightarrow$ Each stage operates independently without a global CLK.
- $\rightarrow$ Data is passed using handshake signals.

5) Uniform delay pipeline:-

- $\rightarrow$ All pipeline stages have equal processing delay / time.

6) Non uniform delay pipeline:-

- $\rightarrow$ stages have different processing delays.

Case I - When uniform delay : $t_p = \text{stage delay}$

Case II - When uniform delay pipeline with stage buffer delay : $t_p = \text{stage delay} + \text{buffer delay}$

Case III - When uniform delay with Non-uniform buffer:

$$t_p = \text{stage delay} + \max(\text{buffer delay})$$

Case IV - Uniform stage delay pipeline with skew time overhead -

$$t_p = \text{stage delay} + \text{skew time overhead}$$

Case V - Non uniform pipeline with buffer delay

$$t_p = \max(\text{stage delay}) + \text{buffer delay}$$

* Latency and Throughput :-

→ After how much time, new input is given to system : Latency

$$\text{Pipeline - Latency} = t_p$$

$$\text{Non pipeline - Latency} = t_n$$

→ No. of ~~ops~~ tasks per unit time : Throughput

$$\text{Pipeline - Throughput} = \frac{n}{(K+n-1) * t_p}$$

if $n \gg K$

$$\text{Throughput} = \frac{1}{t_p}$$

* Instruction Pipeline:-

Assume 5 segment Instruction Pipeline :-

IF - Instruction fetch

DA - Decode and Address Calculation

OF - Operand Fetch

EX - Execution

WB - Write Back

	clock cycle									
	1	2	3	4	5	6	7	8	9	10
I ₁	IF	DA	OF	EX	WB					
I ₂		IF	DA	OF	EX	WB				
I ₃			IF	DA	OF	EX	WB			
I ₄				IF	DA	OF	EX	WB		
I ₅					IF	DA	OF	EX	WB	

If There is decoded a branch Instrⁿ then Next Instrⁿ will remove and pipeline will wait for result of branch Instrⁿ condition is available (Result will be available after Execution phase)

Remove Instrⁿ are also fetch again.

→ In this, Pipeline takes some extra cycles, that are called stall cycles.

$$\text{Total No. of cycles} = (K+n-1) + \text{Total stall cycles}$$

If branch Condition is Evaluated in i^{th} place -

then No. of stall cycles = $i - 1$

⇒ A General Pipeline Cannot detect the branch problem.

Then Compiler provides solution ⇒ Delayed Branch (S/w solution)

i: branch
j: ----

i: branch → IF DA OF EX WB
IF DA OF EX WB
No IF DA OF EX
No IF DA OF
No IF DA OF
j: ---- IF DA

• H/w Solution - "branch prediction"

→ It predicts whether the current branch Instrⁿ will take jump or not.

- If prediction is correct ⇒ No problem
- If prediction is wrong ⇒ Roll back to branch Instrⁿ & take correct path.

* Classification of Data Hazard :-

- 1) RAW (Read After Write)
- 2) WAW (Write After Write)
- 3) WAR (Write After Read)

Let ~~There~~ There are two Instrⁿ i, j and i should execute before j.

1) RAW:- (True dependency)

If j reads a source before it is written by i, hence j incorrectly gets old value.

$$i: R_1 \leftarrow R_2 + R_3$$

$$j: R_5 \leftarrow R_1 + R_4$$

⇒ Solⁿ -

↳ S/w:- delayed Load

→ H/w:- H/w Interlock, operand forwarding

2) WAW:- (False dependency)

j writes in a destination before i writes it.

$$i: R_1 \leftarrow R_2 + R_3$$

$$j: R_1 \leftarrow R_4 * R_5$$

3) WAR:- (Anti-dependency, false dependency)

j writes in a destination before i reads it, hence i incorrectly reads new value.

Soln - Register Renaming for both WAW and WAR.

• In Ideal Case-

$$\text{Pipeline Efficiency (S')} = \frac{t_n}{t_p}$$

b/c of Hazards achieved speed up - S

$$S' = \frac{S}{S'} \times 1W$$

* Performance Evaluation of Pipeline with stalls:-

$$S = \frac{ET_{NP}}{ET_P}$$

• Avg. ET = CPI_{avg} * CLK cycle Time

• CPI_{avg} = 1 + Avg No. of stalls / Instrⁿ

$$S = \frac{K}{1 + \text{No. of stalls / Instrⁿ}}$$

* No. of stalls from branch =

Branch penalty * Branch freq.

* Branch penalty = $I-1$

↓

The stage at which target
is available.

* RISC Pipeline :-

5-stages :-

- 1) IF - Instruction fetch + PC
- 2) ID - Instruction decode + Register Read
+ Target Calculation for branch Instrn
+ Condition check and PC updation
- 3) EX - ALU operation
- 4) mem - memory Access $\Rightarrow$ Load / store
- 5) WB - write back Result in Register

Exa -

$$C = A + B$$

C, A, B are memory operands

I_1 : Load R_1 , [A] $R_1 \leftarrow [A]$

I_2 : Load R_2 , [B] $R_2 \leftarrow [B]$

I_3 : ADD R_1 , R_2 $R_1 \leftarrow R_1 + R_2$

I_4 : store [C], R_1 $[C] \leftarrow R_1$

IF ~ ID ~ EX ~ mem ~ WB

I_1 : IF ID mem WB

I_2 : IF ID mem WB

I_3 : IF ID EX WB

I_4 : IF ID mem