

* Computer Architecture and organisation *

* Binary - multiplication :-

Multiplicand (M) = 1010

Multiplier (Q) = 0110


$$\begin{array}{r}
 \Rightarrow \quad 1010 \\
 \times 0110 \\
 \hline
 0000 \\
 1010 \\
 1010 \\
 0000 \\
 \hline
 0111100
 \end{array}$$

Partial product

if $|M| = n$ bits, $|Q| = n$ bits

$\Rightarrow |M \times Q| = 2n$ bits

* Booth's Algorithm :-



Exa- multiply - $5 \times (-6)$

$M = 5 = 0101$ Count = 4

$Q = -6 = 1010$

$-M = -5 = (1010 + 1) = 1011$

OPR.	AC	Q	Q ₋₁
	0000	1010	0

ASR	AC	Q	Q ₋₁	Count
	0000	0101	0	3

-M 1011

ASR	AC	Q	Q ₋₁
	1011	0101	0

	AC	Q	Q ₋₁	Count
	1101	1010	1	2

+M 0101

	AC	Q	Q ₋₁	Count
	0010	1010	1	1

ASR	AC	Q	Q ₋₁
	0001	0101	0

-M 1011

	AC	Q	Q ₋₁	Count
	0100	0101	0	0

ASR	AC	Q	Q ₋₁
	0010	0010	1

Ans - ~~0011~~ ~~1010~~ 0010 0010

~~1110~~ ~~10~~ (100010)₂

$\Rightarrow (011101 + 1)_2$

$= (011110)_2 \approx 30$

Exa - $M = -7 = 1001$

$-M = 7 = 0111$

$Q = -3 = 1101$

Count = 4

OPR	AC	Q	Q ₋₁
	0000	1101	0

-M 0111

	AC	Q	Q ₋₁	Count
	0111	1101	0	3

ASR	AC	Q	Q ₋₁
	0011	1110	1

+M 1001

	AC	Q	Q ₋₁	Count
	1100	1110	1	2

ASR	AC	Q	Q ₋₁
	1110	0111	0

-M 0111

	AC	Q	Q ₋₁	Count
	0101	0111	0	1

ASR	AC	Q	Q ₋₁
	0010	1011	1

ASR	AC	Q	Q ₋₁	Count
	0001	0101	1	0

* System Bus :-


* Byte ordering (Endian mechanism)

• Default Data type in memory chip is Byte. So in the memory chip data is stored Byte wise.

• Default Data type in the CPU is 'word'. So in the CPU oprⁿ are performed based on word format.

* When the word length of the processor is greater than 8 bit (16 bit or 32 bit) then multiple cell (multi Byte) Accessing to process the data simultaneously. So Endian mechanism is used.

Exq - (a) 16 bit processor -



Word length = 16 bit = 2 Byte

$$Ax \leftarrow \begin{cases} m[4000] \\ m[4001] \end{cases}$$

(b) 32 bit processor -

`mov RL [4000]`

Word length = 32 bit = 4 B

$$R_L \leftarrow \begin{cases} m[4000] \\ \vdots \\ m[4003] \end{cases}$$

if data = 0x 1A 2B 3C 4D

$R_L = 0x\ 1A\ 2B\ 3C\ 4D$

OR

0x 4D 3C 2B 1A

2 Types - 1) Little Endian

2) Big Endian

(1) Little Endian :-

- Lower Address Contain Lower Byte & Higher Address Contain higher Byte.
- OR
- Right to Left
- Store LSB/Little end at Lower memory Address

Exa - data = 0x 11 21 51 56

Starting Address = 1000

11	21	51	56
----	----	----	----

1000	56
1001	51
1002	21
1003	11

(2) Big Endian :-

- Lower Address Contain Highest Byte & Higher Address Contain Lower Byte.

OR

- Left to Right



Exa data = 0x 11 21 51 56

Starting Address = 1000

11	21	51	56
----	----	----	----

1000	11
1001	21
1002	51
1003	56

* Memory :-




1 cell = 1 word
= 16 bit /
32 bit /
64 bit

$$\text{Memory} = 2^n \times m$$

n : Number (#) of Address line

m : Number (#) of Data Line



$$m = 2^2 \times 8 \text{ bit}$$

$$n = 2$$

$$m = 8$$

$$2^{10} = 1024 = 1K$$

$$2^{20} = 1 \text{ mega (1M)}$$

$$2^{30} = 1 \text{ Giga (1G)}$$

$$2^{40} = 1 \text{ Tera (1T)}$$

$$2^{50} = 1 \text{ Peta (1P)}$$

Ex- 1K Byte -

$$2^{10} \times 8 \text{ bit}$$

$$n = 10 \text{ bit A.L}$$

$$m = 8 \text{ bit D.L}$$

$$2^{10} \text{ memory cells}$$

64KB


$$= 2^6 \times 2^{10} \times 8 \text{ bit}$$

$$= 2^{16} \times 8 \text{ bit}$$

$$n = 16 \text{ bit A.L}$$

$$m = 8 \text{ bit Data line}$$

$$2^{16} \text{ cells}$$



Hexadecimal - $0X$, $()_{16}$, $()_H$

Exa - 0111 1010

$$(7A)_H = 0X7A = (7A)_{16}$$

* for n -bit processor -

Byte Address - 8 bit

word Address size - n bit

Q A processor can support a maximum memory of 4GB, where the memory is word addressable (a word consists of 2B).

The size of the address bus.

Ans - Memory = 4GB

$$= 2^2 \cdot 2^{30} \text{ B}$$

$$= 2^{31} \times 2 \text{ B}$$

→ 31 bit Address

Q Consider a system which has 1024K words. Each word has the size of 32 bits then what is the capacity of mem in MB.

Ans - memory = 1024 K × 4B

$$= 2^{22} \text{ B}$$

$$= \underline{4 \text{ MB}}$$

* Instruction cycle:-

↳ The process required for each instruction execution.

- ↳ 2 types -
- (1) Fetch cycle
 - (2) Execute cycle


(1) Fetch Cycle:-

- To fetch the instruction from memory to CPU (IR).
- At the end of fetch cycle, PC is incremented, Now PC denotes next instruction starting address.

(2) Execute cycle:-

- The objective of the execute cycle is to execute the fetched instruction.

↳ Decode
↳ Execute



Steps:-

- 1) Instruction Address Calculation
 - 2) Instruction fetch
 - 3) Decoding
 - 4) operand Address Calculation
 - 5) operand fetch
 - 6) Data Processing
 - 7) Result Storage
- Groupings:
- 1) Instruction Address Calculation } fetch
 - 2) Instruction fetch } fetch
 - 3) Decoding } Decode
 - 4) operand Address Calculation } Decode
 - 5) operand fetch } Decode
 - 6) Data Processing } Execute
 - 7) Result Storage } Execute


* Steps of fetch cycle:-

- At the beginning of each Instrⁿ cycle the processor fetches an Instrⁿ from mem.
- PC holds the address of the instruction to be fetched next.
- $PC \leftarrow PC + 1$
- fetched Instrⁿ loaded into the IR.
- The processor interrupts the instruction and perform required action.

(3) Interrupt cycle:-

* When CPU encounters the Interrupt then after completion of current instruction execution, Interrupt will be serviced.

* When CPU encounters the Interrupt, it push PC value into stack (as a return Address & Control transfers to I/R (Interrupt sub routine))



1000 I₁

1001 I₂

1002 I₃ → Interrupt occur during the execution of I₃.


1003 I₄

→ 1003 will be stored in stack

* Computer Architecture :-

→ Based on Program Storage, Computer Architecture is of 2 Kinds :

(1) Von - Newman Architecture (Single memo. Arch.) :-




Exa:- Desktop Computer

8085 μ P - 64 KB RAM

8086 μ P - 1 MB RAM

(2) Harvard Arch. (Multi-memory Arch.) :-



→ Used by Embedded system

→ 8051 μ -Controller (4 KB Rom, 128 B RAM)

* Components of Computer :-

1) CPU (ALU, CU, Register)

2) memory

3) I/O

CPU Registers -

(i) Program Counter (PC)

(Starting Address of Next Instr^n)

(ii) MAR (Memory Address Register) :-

• Hold Address

(iii) MBR (Memory Buffer Register) :-

• Hold Instr^n or Data

(iv) IR (Instruction Register) :-

• Contain Instruction Currently being executed by CPU.


(v) AC (Accumulator) :-

• Store Temporary result or First operand.

(vi) GPR (General Purpose Register)

(vii) SP (Stack Pointer)

(viii) PSW / flag Register



* Booth's Coding :- (Bit-Pair Method)

→ Transformation -

-1	$1 \leftarrow 0$
0	$0 \leftarrow 0$
0	$1 \leftarrow 1$
+1	$0 \leftarrow 1$

$$(-57)_{10} = (11000111)_2 (0)$$

↑ LSB

$$= (0 \underset{\downarrow}{-1} 0 0 \underset{\downarrow}{+1} 0 0 \underset{\downarrow}{0}) \xrightarrow{\text{ASR}}$$

$$AC = AC - M$$

ASR

$$AC = AC + M$$

ASR

Q. $M = 1010 \ 1101 \ 1011$

$Q = 1001 \ 1010 \ 1001$

→ (i) Recorded multiplier

(ii) How many Arithmetic opr are required in the multiplication.

Ans - $Q = (1001 \ 1010 \ 1001)_2 (0)$

$$\Rightarrow (-1 \ 0 \ +1 \ 0 \ -1 \ +1 \ -1 \ +1 \ -1 \ 0 \ +1) \ (-1)$$

$$+1 : AC = AC + M$$

$$-1 : AC = AC - M$$

$$\text{total opr} = 9$$

* Floating Point Representation :-

$$\Rightarrow \pm M \times B^{\pm e}$$

↳ Mantissa

→ IEEE 754 floating Point Rep. :-

Sign(s)	Exponent(e)	Mantissa
1	7/8	24/23

(32-bit)

Sign(s)	Exponent(e)	Mantissa
1	11/12	52/51

* Biased Exponent (BE) $\Rightarrow AE + \text{Bias}$

↓
(Actual Exponent)

BE Field size	BE Range	Bias	Excess Bias
6-bit	-32 to 31	+31	
9-bit	-256 to 255	+255	
n-bit	-2^{n-1} to $2^{n-1}-1$	$+(2^{n-1}-1)$	2^{n-1}

Exa- $(0.0101)_2 \rightarrow (0.101 \times 2^{-1})$

$$(101.101)_2 \rightarrow (0.101101 \times 2^3)$$

S	BE	Mantissa
(1)	(4 bits)	(5 bits)

$$\text{bias} = 2^3 - 1 = 7$$

$$BE = 3 + 7 = 10 = (1010)_2$$

$$\text{Mantissa} = 101101$$

0	1	0	1	0	1	0	1	1	0	1
---	---	---	---	---	---	---	---	---	---	---

↳ Explicit Normalization

Exa

S	BE	Mantissa
1	7	12

$$\text{data} = -13.25 \times 2^0$$

$$13.25 = (1101.01)_2$$

$$\text{data} = - (0.110101) \times 2^5$$

$$BE = 15 + 63 = 78$$

$$= (1001110)_2$$

$$BE = (1001110)_2$$

$$\text{Mantissa} = (110101)_2$$

$$\text{Sign} = 1$$


$$1 \ 0110101 \ 100111000000$$

$$(B59C0)_{16}$$

* Instruction :-

* Instruction is an binary sequence (binary code) which designed inside the processor to perform the task/operation.

Binary Sequences $\rightarrow$ Bind with - operation





* n bit opcode Can perform 2^n operation.

* Operand $\rightarrow$ 'Data'

Operand $\rightarrow$ Address of data Reference

* n bit Address field Can represent 2^n memory cells.

Exa 1KB $\rightarrow$ 10 bit address



$\Rightarrow$ 1) If opcode bits is given then

Total # operation/Instruction.

Opcode bits $\rightarrow$ total # operations

$1 \text{ bit} \rightarrow 2^1 = 2$
 $2 \text{ bit} \rightarrow 2^2 = 4$
 $4 \text{ bit} \rightarrow 2^4 = 16$
 $6 \text{ bit} \rightarrow 2^6 = 64$
 $n \text{ bit} \rightarrow 2^n$

= Is size

$\Rightarrow$ 2) total operations $\rightarrow$ # bits in opcode

50 $\rightarrow \lceil \log_2 50 \rceil = 6 \text{ bit}$

70 $\rightarrow \lceil \log_2 70 \rceil = 7 \text{ bit}$

500 $\rightarrow \lceil \log_2 500 \rceil = 9 \text{ bit}$

135 $\rightarrow \lceil \log_2 135 \rceil = 8 \text{ bit}$

$N \rightarrow \lceil \log_2 N \rceil$

Q3 if memory is 256KB then what is mem. address field?

Ans- Memory = 256KB = $(2^8 \cdot 2^{10}) \text{ B}$
 $= 2^{18} \text{ B}$

Memory Address Field = 18 bit

Q4 if there are 25 Registers then what is Reg AF (# bits Required to Represent Register)?

Ans- # Register = 25

Reg. AF = $\lceil \log_2 25 \rceil = \underline{\underline{5 \text{ bit}}}$

Q Consider a 32 bit hypothetical processor, byte Addressable memory. CPU accessing data word from memory starting address (23C9)₁₆
Memory Content =

(88)₁₆ 23C2

(99)₁₆ 23C3

(AA)₁₆ 23C4

(BB)₁₆ 23C5

(CC)₁₆ 23C6

(DD)₁₆ 23C7

Ans $\Rightarrow$ 32 bit $\equiv$ 4B readed

$\hookrightarrow$ Ans = AA BB CC DD

* System Bus Configuration:-

(A) I/O Processor:- (IOP)

This Configuration uses:-

Common • Common Control signal

- Common Address Space, different for memory and I/O
- Additional Hardware required for high performance CPU design.

⊕ $\rightarrow$ Parallel Processing


Reduced CPU Load - IOP manages I/O independently.

Faster Data Transfer - Uses DMA (Direct m/m Access) for efficient data movement.

- IOP and CPU Transfer Data Separately.

(B) Isolated I/O:-

- $\rightarrow$ separate I/O and memory addresses
- $\rightarrow$ used only for I/O devices.
- $\rightarrow$ uses $I/O/\overline{m}$ signal to differentiate I/O
- $\rightarrow$ slower due to extra I/O Instructions
- $\rightarrow$ different Control signal for memory & I/O



$I/O/\overline{m}$	$\overline{RD}$	$\overline{WR}$	
0	0	1	$\overline{MEMRD}$
0	1	0	$\overline{MEMWR}$
1	0	1	$\overline{IOR}$
1	1	0	$\overline{IOWR}$

(C) Memory-mapped I/O:-

- $\rightarrow$ It will Common Bus, different address Bus
- $\rightarrow$ Shared b/w memory & I/O
- $\rightarrow$ No Special Control signals for I/O
- $\rightarrow$ uses Normal memory operations (LDA/STA)
- $\rightarrow$ Faster (direct memory operations)


(4) Dual Pin:-

$M/\bar{I}_O$ OR $\bar{M}/I_O$

- 0 I/O Read and write
- 1 memory Read and write

* 8085 μP :-

- 8 bit processor (8 bit data Bus)
- 16 bit Address Bus
 - (64 KB)
- 40 Pins
- $(AD_0 - AD_7)$ $(A_8 - A_{15})$



Exa - LDA $[2040] \rightarrow [2040H] \bar{RD}$

Load to Accumulator from memory

(i) send the address to memory.

$$ALE = 1$$

$$40 - (AD_0 - AD_7)$$

$$20 - (A_8 - A_{15})$$

(ii) Send the Control signal -

$$I_O/\bar{M} = 0 \text{ (memory operation)}$$

$$\bar{RD} = 0, \bar{WR} = 1$$

(iii) memory Location $2040H$ Places data on the data Bus ($D_0 - D_7$)

8085 reads the data and stores it in the AC.


(iv) $\bar{RD} = 1$

* 8086 μP :-

- 16 bit processor (16 bit data bus)
- 20 bit Address Bus
 - (1 MB memory)
- $(AD_0 - AD_{15})$ $(A_{16} - A_{19})$
- $MN/\bar{MX} = 0$ (Maximum mode)
 - Enables multiuser multiprocessor operation

* Memory Interfacing :-

- This Concept used to map memory Pins with CPU Pins.



Store Pin - (STB) → 0 (Input line disable)
1 (Input line Enable)

OE (output enable) - 0 → output line enable
1 → disable

32mw memory, Word = 32 bits

The processor is enhanced with byte addressable, how many A_x pins required?

Ans → Word size = 32 bits
= 848

$$\begin{aligned} \text{memory} &= 32mw \\ &= 2^5 \times 2^{20} \times 2^2 B \\ &= 2^{27} B \end{aligned}$$

A_x Pins required = 27

* System Bus :-

- System Bus is a Collection of lines/wires which are used to provide the Communication between major Component of the Computer (CPU, memory, I/O) (1 Line Carry 1 bit at a time)

1) Address line (AL) :-

- AL is used to Carry the Address towards memory and I/O.
- AL are unidirectional.



(2) Data Line (DL) :-

- DL are used to Carry the Data (Binary Sequence)
- DL are Bidirectional.



(3) Control Line :-

- Control line Carries the Control signal.
- Control line individually unidirectional.

- Address Bus - Collection of AL
- Data Bus - Collection of DL
- Control Bus - Collection of Control line.

Word size = Number of DL = Data Bus width
 ↓
 Unit of Data
 According to CPU

Address Register = MAR = Address Bus width (AR)

32 bit Processor

Word size = 32 bit
 Data line = 32 bit
 Data Bus = 32 bit
 MBR = 32 bit
 MAR = 32 bit
 GPR = 32 bit
 ALU = 32 bit
 AC = 32 bit

24 bit Address

Address line = 24 bit
 Address Bus = 24 bit
 MAR = 24 bit
 AR = 24 bit
 PC = 24 bit

* n AL $\equiv 2^n$ memory cells

* 8085 μ P - ($AD_0 - AD_7$ & $A_8 - A_{15}$)
 - 16 bit Address Line
 8086 μ P - ($AD_0 - AD_{15}$ & $A_{16} - A_{19}$)
 - 20 bit Address Line.

* DL -

8085 μ P - Word length = 8 bit
 operation performed on 8 bit data
 8086 μ P - Word length = 16 bit

* Pins :-

(A) Active Low Pin :-

Enable when input = 0
 Pin_name
 → E.g. - $\overline{RD}$, $\overline{WR}$

(B) Active High Pin :-

Enable when input = 1
 Pin_name
 E.g. - INTR, HLDA etc.

(C) Time multiplexed Pin :-

- This pin carries multiple meaning But only one at a time.

E.g. - 8085 - ($AD_0 - AD_7$)
 AP DP

Address Latch Enable
 ALE → 1 Time multiplexed pin - Address,
 → 0 - Data

* Instruction Execution Sequence :-

- 1) Implicit mode :- $PC \leftarrow PC + \text{step size}$
- 2) Explicit mode :- PC Loaded with the Effective Address.

Exq -

Instr ⁿ	(Word) Size	Address
I ₁	2	1000 $\rightarrow +8$
I ₂	1	1008 $\rightarrow +4$
I ₃	1	1012 $\rightarrow +4$
I ₄	2	1016 $\rightarrow +8$
I ₅	1	1024

∴ 32 bit system

$$1 \text{ word} = 32 \text{ bit} = 4B$$

PC during I₄ = 1024

Q A CPU has 24 bit Instrⁿ which is starting the program 300 words onwards which one PC is valid?

(A) 400 (B) 500

✓ (C) 600 (D) 700

Ans - 24 bit = 3B

$$PC = 300 + 3n$$


$$n = 100$$

$$PC = 600$$

* Instruction format :-

1) Stack Machine -



- Zero Address Instrⁿ (0AI / 0AF)



Pop, Pop, Add, Push

(2) Accumulator Machine :-

- One Address Input (1AI / 1AF)




Exq -

ADD	[3000]
-----	--------


$$AC \leftarrow AC + M[3000]$$

(3) General Registers organization :-

* 3AI / 3AF




* 2AI / 2AF



- Register to Register Reference [RISC]
- Register to memory Reference (Result storing)

Q Consider a hypothetical Processor, which support both 1 & 2 Add. Instruction. It Contains 128 word memory, where the word size is 16 bit, If one Instrⁿ is stored in 1 memory word & if there exists two 2 Add Instrⁿ. How many one Add. Instrⁿ Can be formulated?




opcode =

00
01
10
11

$$\text{No. of 1 Address Instruction} = 2 \times 2^7 = 2^8 = 256$$

(4) Register Direct Am:-

→ Register Address (RegName) is maintained in the AF of the Instrⁿ.



(5) Register Indirect Am:-

→ EA is stored in the Register and operand are present in the memory.

Eg. - `MOV R1, @R2 / MOV R1, (R2)`

$$R_1 \leftarrow m[R_2]$$

(6) PC Relative Am:-

$$EA = \text{Current PC Value} + \text{AF/offset Value}$$

$$EA = \text{Updated/current PC Value} + \text{Relative Val AF/offset}$$

(7) Base Register Am:-

$$EA = \text{BR Value} + \text{AF/offset}$$

(8) Indexed Register Am:-

$$EA = \text{XR-Value} + \text{AF/offset}$$

(9), (10) Auto Decrement / Increment Am:-

→ Similar to Register Indirect Am in which Reg. value decrement / Increment respectively. $EA = (R_i) +$
 $EA = -(R_i)$

(11) Implicit / Implied Am:-

→ In this Am operand are present in opcode itself.

CLC : Clear Carry ($Cy = 0$)

STC : set carry ($Cy = 1$)

Exq -

Auto Increment -

`ADD R1, (R2) +`

$$R_1 \leftarrow R_1 + m[R_2], \quad R_2 \leftarrow R_2 + 1$$

Auto Decrement -

`ADD R1, -(R2)`

$$R_2 \leftarrow R_2 - 1, \quad R_1 \leftarrow R_1 + m[R_2]$$

PC Relative Am -

`Load A(PC) //  $AC \leftarrow m[PC + A]$`

Index Register -

`ADD R1, 20(R2)`

$$R_1 \leftarrow R_1 + m[20 + R_2]$$

Base Register Am -

`ADD R1, 20(R2)`

$$R_1 \leftarrow R_1 + m[20 + R_2]$$

$$EA = 20 + [R_2]$$

* Addressing modes :-

- Am is a technique used to calculate the Effective Address of the operand.
- Location of the operand.
- Effective Address (EA) is the Actual Address of the operand.

→ Types of Am:-

- 1) Immediate Am
 - 2) Memory Direct (Absolute) Am
 - 3) Memory Indirect Am
 - 4) Register direct Am
 - 5) Register Indirect Am
 - 6) PC-Relative Am
 - 7) Base-Registers Am
 - 8) Index Register Am
 - 9) Implied / Implicit Am
 - 10) Auto decrement Am
 - 11) Auto Increment Am
- } Displacement Am

→ Symbols of Am-

- 1) Immediate Am → I or #
- 2) Direct Am → []
- 3) Indirect Am → @ or ([])
- 4) Indexed Am → Index Reg Name
- 5) Register Am → Reg Name

(1) Immediate Am:-

- Immediate Am is used to Access the Constant or to Initialize the Register or Variable with value.

Exq MVI R₁ 100
 OR
 MVI R₁, #100


Mov R₃ #7000

R₃ ← 7000

- * Immediate Am Can not used as Designator
- * Range of Constant is Limited size of AF

(2) Direct / Absolute Am:-

- Operand are present in the memory & Instrⁿ Contain the Effective address (EA).
- 1 memory Reference for RD / WR.



E.g. - Mov R₁ [100]


R₁ ← M[100]

ADD R₂ [2000]

R₂ ← R₂ + M[2000]

(3) Memory Indirect Am:-

- Instruction Contain Address of Effective Address.



→ 2 mem Ref

E.g. - Mov R₀ @6000

R₀ ← M[M[6000]]

ADD R₂ ([6000])

R₂ ← R₂ + M[M[6000]]

* Flag Extra storage :-

(a) Conditional flag

(b) Control flags

1) Conditional flags :-

• Carry flag (Cy) :-

Extra bit out of msb $\begin{cases} \rightarrow 1 \text{ (True)} \\ \rightarrow 0 \text{ (False)} \end{cases}$

Affected in all Arithmetic oprⁿ but Not
in Increment, Decrement oprⁿ.

• Parity flag (P) :-

- Even Parity flags

- ALU Result Contains Even No. of 1

$\rightarrow \text{Set}(1) \text{ (True)}$

$\text{Reset}(0) \text{ (False)}$

- during serial data communication.

• Overflow flag (O) :- [01 / 10]

- Set(1) when the result of a signed operation is too large to fit.

• Zero flag (Z) :-

- Set(1) if ALU Result is Zero.

- Reset(0) false

• Auxiliary Carry flag (AC) :-

- used for BCD Numbers.

- If after any arithmetic operation D₃ generates any carry $\rightarrow \text{Set}(1)$

• Sign flag (S) :-

- if the msb of ALU Result is 1.

$\text{Set}(1) \rightarrow \text{True}$

$\text{Reset}(0) \rightarrow \text{False}$

Exa -

(a) 1 0 0 0 1 1 0 0

1 1 0 0 0 1 0 0

1 / 0 1 0 1 0 0 0 0

0	0	0	1	0	1	0	1
S	Z		AC		P		Cy

$= (15)_{10}$

$\rightarrow \text{overflow bit (O)} = 1$

(b) Control flags :-

• Trap flag :-

$\rightarrow$ used for on chip debugging.

$\rightarrow \text{TF} = 1$, Single-step execution,

(-1) Processor will execute one Instrⁿ
(trap) at a time.

$\rightarrow \text{TF} = 0$, normal execution occurs

(-1) (no mode)

• Interrupt flag :-

$\text{IF} = 1 \text{ (Enable Interrupt)}$

$\text{IF} = 0 \text{ (disable Interrupt)}$

• Direction flag :-

$\text{DF} = 0$: Processes strings from low to high memory (Auto-Increment mode)

$\text{DF} = 1$: Processes strings from high to Low memory (Auto-Decrement mode)

$\text{STD} = \text{Set direction flag}$

$\text{CLD} = \text{clear direction flag}$

* The Collection of different Instruction that the processor can execute is referred to as the processor's Instruction Set (ISA).

Q $C = A + B$

No. of machine Instruction

Ans $C = A + B$

I_1 : Push A : $Tos \leftarrow m[A]$

I_2 : Push B : $Tos \leftarrow m[B]$

I_3 : ADD $\rightarrow$ Add to Tos

I_4 : POP C $m[C] \leftarrow Tos$

$\Rightarrow$ 4 Instruction

Note $\rightarrow$ In stack machine, ALU operation (ADD, MUL etc) are Zero Address Instrⁿ.

But Data Transfer Instrⁿ (push & Pop) are not Zero Address Instrⁿ.

Q $X = (A+B) * (C+D)$

Ans I_1 : Push A $\rightarrow$ 8 machine Instrⁿ.

I_2 : Push B

I_3 : ADD

I_4 : Push C

I_5 : Push D

I_6 : ADD

I_7 : MUL

I_8 : POP X

Consider a 32 bit Hypothetical processor
1 word opcode and 24 bit address

$\Rightarrow$ Opcode = 1 word

AF = 24 bit = 3B

1 word = 32 bit = 4B

Program Capacity -

$$(4+3) + (4+3) + 4 + (4+3) + (4+3) + 4 + 4 + (4+3) = 47B$$

Push } stack specific Load } memory specific
Pop } store }

In } I/O specific mov } General purpose
Out }

Q $C = A + B$

Using Accumulator machine.

Ans - I_1 : Load A ; $AC \leftarrow m[A]$

I_2 : ADD B $AC \leftarrow AC + m[B]$

I_3 : STORE C $m[C] \leftarrow AC$

3 machine Instruction

Note - In AC-CPU one operand is implicit (Present in Accumulator) & one operand is explicit (present in memory).

Q $X = (A+B) * (C+D)$

Using AC-CPU.

Ans - I_1 : Load A

I_2 : ADD B $AC \leftarrow AC + m[B]$

I_3 : STORE Temp[T] $m[T] \leftarrow AC$

I_4 : LOAD C

I_5 : ADD D ; $AC \leftarrow AC + m[D]$

I_6 : MUL T ; $AC \leftarrow AC * m[T]$

I_7 : STORE X ; $m[X] \leftarrow AC$

7 m/c Instructions.

1 spills (Store the Intermediate)

Q $C = A + B$

Using General Register organization.

Ans ① Register-memory Reference -

I_1 : Load R_1 A ; $R_1 \leftarrow m[A]$

I_2 : ADD R_1 B ; $R_1 \leftarrow R_1 + m[B]$

I_3 : STORE C R_1 ; $m[C] \leftarrow R_1$

$\rightarrow$ 3 m/c Instruction